

# A 10.5 mW 60 GHz QVCO Employing Hybrid Back-Gate and Tail Inductive Coupling in 22 nm FD-SOI Technology

Farhad Bozorgi and Padmanava Sen, *Senior Member, IEEE*,

**Abstract**—This work introduces a Quadrature Voltage Controlled Oscillator (QVCO) that employs the proposed hybrid back-gate and tail inductive coupling technique. The implemented QVCO on silicon occupies a die area of 0.03 mm<sup>2</sup> in 22 nm FD-SOI technology. The power consumption of the QVCO operating with a 1 V supply voltage is 10.5 mW which, to the authors' best knowledge, is comparable to the state-of-the-art. The time and frequency domain measurement results in free-running mode show a Phase Noise (PN) of -112.1 dBc/Hz at 10 MHz offset from 60.2 GHz. The phase error throughout the whole tuning range is below 4.8 °. At 10 MHz offset, The QVCO in this work achieves  $FoM$  and  $FoM_A$  of -177.5 dBc/Hz and -192.7 dBc/Hz, respectively. They are in line among the bulk CMOS mm-wave QVCOs, despite the challenges imposed by short channel effects in 22 nm FD-SOI technology.

**Index Terms**—22 nm FD-SOI technology, Quadrature Voltage Controlled Oscillator (QVCO), mm-wave, back-gate coupling, inductive coupling.

## I. INTRODUCTION

The growing demand for high-speed wireless video and audio data streaming in Augmented and Virtual Reality (AR/VR) applications has pushed 60 GHz wireless network protocols such as IEEE 802.11ad standard to be deployed in wireless transceivers (TRX) for such applications [1]. Additionally, near-future applications such as 6G and beyond may operate at D-band frequencies. Hence, the use of QVCO at 60 GHz along with frequency multipliers might be the solution to provide D-band LO. Another motive to design TRX at 60 GHz could be the short and mid-range communication and radar sensing in vehicular cruise control systems for greater precision and throughput without interference (due to additional atmospheric loss) [2].

Direct conversion Receivers (RX) and transmitters (TX) are well suited for fully-integrated solutions in which the compact area and low power consumption are the key benefits. Nonetheless, for a direct conversion TRX working at millimeter-wave frequencies, e.g., 60 GHz, the need for high-frequency quadrature Local Oscillator (LO) is a drawback. Quadrature LO generator is an essential block to enable higher-order modulation for increasing data throughput, image rejection [3], and phase shifting in phased array TRX [4].

This work is financed by the Saxon State government, Germany, out of the State budget approved by the Saxon State Parliament.

Farhad Bozorgi and Padmanava Sen are with Barkhausen Institut, Dresden, Germany (email:padmanava.sen@barkhauseninstitut.org).

There are multiple techniques to generate the quadrature LO phases. Flip-flop based frequency dividers require at least twice the frequency at its input which may not be feasible for above 40 GHz applications. Hybrid couplers can equally split an input LO into two paths with a 90° phase shift between them. However, the inherent 3-dB loss and relatively large area make it less attractive for below 100 GHz integrated circuits. Poly-Phase Filters (PPF) employ lumped R-C branches to produce the quadrature phases. The low bandwidth and high phase error are the drawbacks that could be mitigated by cascading PPF stages at the cost of higher loss. Alternatively, Quadrature Voltage Controlled Oscillators (QVCO) use two coupled VCOs with differential outputs that can be implemented in mm-wave frequencies. The coupling could be through transistor pairs which impose additional PN. As an alternative to the traditional approach, this work exploits the idea of back-gate coupling. FD-SOI technology features the back-gate as an extra terminal that acts as a second gate. In addition to the active device coupling methods, capacitive or magnetic coupling could also be exploited. The latter is preferred since the on-chip transformers save the inductor area.

For QVCOs working at mm-wave frequencies, active gain and coupling factors could severely degrade due to parasitics. Consequently, locking might not happen and the PN would also get worse. Increasing the core power and/or employing additional coupling paths are possible solutions to overcome these issues. Due to these factors, designing mm-wave QVCO that is both power and area efficient would be challenging. This work combines active and passive coupling so that the two VCO cores would lock while minimizing the power and size. The QVCO has been implemented in 22nm FD-SOI technology. The power consumption of this work is state-of-the-art among bulk CMOS-based QVCOs. The three figures of merit for VCOs are  $FoM$ ,  $FoM_T$  and  $FoM_A$  which are defined as:

$$FoM = PN@\Delta f - 10 * \log_{10} \left( \frac{f_0^2}{\Delta f^2} \cdot \frac{1mW}{P_{diss}} \right) \quad (1)$$

$$FoM_T = FoM@\Delta f - 10 * \log_{10} (TuningRange(\%)) \quad (2)$$

$$FoM_A = FoM@\Delta f - 10 * \log_{10} \left( \frac{1mm^2}{CoreArea} \right) \quad (3)$$




Fig. 1: Proposed QVCO Circuit employing hybrid back-gate and tail inductive coupling technique.

For the proposed QVCO in FD-SOI,  $FOM$ ,  $FOM_A$  and  $FOM_T$  are on par with those of the state-of-the-art bulk CMOS implementations.

Section II introduces the QVCO circuit design with the proposed method and explains its working principles. Section III presents the on-wafer measurement results of the implemented QVCO. Finally, section IV compares this work with some other mm-wave QVCOs and derives conclusions.

## II. PROPOSED QVCO CIRCUIT

Fig. 1 shows the proposed hybrid structure and associated design parameter values. First, the differential outputs of the two cores are directly connected to the back-gate of the cross-coupled pair to produce quadrature outputs. This is unlike the conventional approach where the anti-phase coupling is done between the two VCO cores with additional transistors and bias current sources which add extra noise to the output. The back-gate in FD-SOI technology has relatively lower junction capacitance which is advantageous since the back-gate capacitance is non-linear and may affect the output PN. In this design, the back-gate parasitic capacitance is half the front-gate capacitance. The two VCO cores are in a class-B mode where a tail current source ( $M_b$ ) provides robust biasing. To avoid its flicker  $1/f$  noise being up-converted to the output frequency, a relatively large capacitor ( $C_b$ ) bypasses the output of the tail current source to the ac ground. In case of no coupling, the two VCO core would resonate at the frequency of the output tank which is  $f_0 = \frac{1}{2\pi \cdot \sqrt{L_T C_T}}$ .  $C_T$  is comprised of N-type MOS varactor ( $C_{var}$ ) controlled by an external voltage ( $V_{cont}$ ) plus junction parasitic capacitance of the cross-coupled transistors ( $M$ ). However, due to a back-gate coupling, there would be a shift to the center frequency where both cores resonate with  $90^\circ$  phase difference. This shift can be expressed as:

$$\Delta f = \frac{f_0}{2Q_T} \cdot \tan^{-1} \frac{gm_{bg}}{gm} \quad (4)$$

Where  $gm$  and  $gm_{bg}$  are the gate and back-gate transconductance of the cross-coupled pairs, respectively, and




Fig. 2: Layout plan for the proposed QVCO.

$Q_T$  is the output tank quality factor. The coupling factor can be derived as:

$$\alpha = \frac{gm_{bg}}{gm} \quad (5)$$

In this design,  $\alpha$  is around 0.15 which is mostly dependent on the technology. This amount might not be enough to guarantee the locking in case of any mismatch between the two VCO cores. Based on the simulation results the minimum required value of  $\alpha$  for this design is 0.22. Consequently, neither the quadrature phase nor good PN could be assured. To address this issue, the magnetic coupling between the tail of the two VCO [7] cores has been leveraged simultaneously. The transformer at the tail tries to ensure  $180^\circ$  out of phase at  $2f_0$ . Therefore, it provides an auxiliary tail inductive coupling path that helps to increase the overall  $\alpha$  and ensure locking. Furthermore, this structure provides tail filtering. Since the cross-coupled transistors work in a hard switching mode, they enter the triode region. Because the output resonator sees a non-linear resistive path to the ground, its effective Q reduces. This issue is even worse at lower node CMOS technologies because of the short channel effects. With  $M_b$  shorted to the ac ground, a 75 pH inductor at the twice fundamental frequency at the tail provides a high impedance path to the ground and improves the PN. A distributed array of capacitances between VDD and GND ( $C_{Filter}$ ) which AC shorts the VDD and GND with very low return path impedance.

The stand-alone magnetic coupling technique at mm-wave frequencies might not work. Because of the parasitics and inductor's Q degradation, the coupling coefficient between the two cores may be weakened. As a result, in this design, both back-gate and magnetic coupling techniques must be leveraged simultaneously to help each other to provide locking as well as improve the output PN.

Fig. 2 describes the layout plan of the proposed QVCO. The tail inductive coupling has been implemented using a 1:1 transformer. The inductive tanks for the oscillator core

outputs are realized by 1-turn spiral differential inductors with  $Q = 24$  around 60 GHz. The routing lines for back-gate coupling between the two cores are matched in length to keep the symmetry and thus, avoiding the mismatch between the two cores. Additional layout measures are taken to minimize the asymmetry between the two cores. For example, a difference higher than  $5\Omega$  for the line resistance between the cross lines of the two coupled cores would fail the quadrature lock in post-layout simulations. The bias current of the VCO cores could be tuned by  $V_{Bias}$  to counteract the process variation of the cross-coupled cores ( $g_{m_{bg}}/g_m$ ) as well as transformers (k).

### III. MEASUREMENT RESULTS

Fig. 3 shows the silicon implementation of the proposed QVCO in 22 nm FD-SOI technology from Global Foundries (22FDX). The VCO core area is  $0.03\text{ mm}^2$ . Fig. 4 shows the setup for on-wafer measurements by using RF and DC probes with  $100\ \mu\text{m}$  pitches. The QVCO core is followed by a wide-band buffer (employing inductive peaking) with a source follower output stage to drive the  $50\Omega$  load at each output. A 1:1 balun converts the differential quadrature outputs to single-ended and delivers it to the RF pads. RF probe is a Z probe from Cascade in GSGSG configuration.

Rohde & Schwarz FSW67 spectrum analyzer does the frequency and PN measurements. Based on the average measurement of four chips, the center frequency is 59.4 GHz with 3.2% Tuning Range (TR). Fig. 5 plots the output frequency versus  $V_{cont}$  for quadrature outputs. The values for  $V_{cont-I}$  and  $V_{cont-Q}$  are set equal.

Fig. 6 presents the measured PN while the QVCO is in free-running mode. When the spectrum analyzer locks to 60.2 GHz frequency, following the markers shows PN of  $-112.1\text{ dBc/Hz}$  at 10 MHz offset frequency. The measured  $1/f^3$  corner frequency is 4 MHz. Also, the PN and corresponding  $FoM$  at 10 MHz offset frequency over the tuning range is shown in Fig. 7.

Keysight Infiniium UXR-Series Oscilloscope monitors the quadrature outputs in the real-time domain and measures




Fig. 3: Chip micro-photograph of the proposed QVCO core with output buffer and balun.




Fig. 4: Measurement Setup.

the Phase Error (PE) and Amplitude Error (AE). As it can be seen from Fig. 8, at the center frequency of 59.4 GHz, the PE and AE is  $0.8^\circ$  and 0.9 dB, respectively. The Phase Error throughout the whole range is less than  $4.8^\circ$ .

The QVCO delivers  $-10\text{ dBm}$  power at the buffer output. The core consumes 10.5 mW from 1 V supply voltage. The power consumption of the buffer is 21 mW.




Fig. 5: Measured output frequency versus control voltage ( $V_{Cont}$ ).




Fig. 6: Measured results for the PN vs. offset from 60.2 GHz.




Fig. 7: Measured PN and corresponding  $FoM$  at 10 MHz offset frequency over the tuning range.




Fig. 8: Phase and Amplitude mismatch between I&Q output at 60.2GHz.

#### IV. CONCLUSION

This work introduced a 60 GHz QVCO with a proposed technique defined as hybrid back-gate and tail inductive coupling to provide locking between the two VCO cores with acceptable phase error. This methodology can extend the operating frequencies of reliable and low-power QVCO to E/F bands. Table I shows the performance comparison of this work with recently published mm-wave QVCOs. The power consumption of the QVCO in this work is state-of-the-art. Also,  $FoM$ ,  $FoM_T$  and  $FoM_A$  (defined in Eq. 1, Eq. 2 and Eq. 3) are in-line with the other works in bulk CMOS despite the challenges imposed by short channel effects in 22 nm FD-SOI technology.

#### ACKNOWLEDGEMENT

The authors would like to acknowledge Mengqi Cui for his great help with the measurement planning and on-wafer measurements. We would also like to thank Prof. Frank Ellinger from the Chair of Circuit Design and Network Theory, Technische Universität Dresden for providing access to on-wafer measurement systems.

#### REFERENCES

- [1] X. Lu, V. Petrov, D. Moltchanov, S. Andreev, T. Mahmoodi and M. Dohler, "5G-U: Conceptualizing integrated utilization of licensed and unlicensed spectrum for future IoT", IEEE Commun. Mag., vol. 57, no. 7, pp. 92-98, Jul. 2019.
- [2] S. Shopov, M. G. Girma, J. Hasch, N. Cahoon and S. P. Voinigescu, "Ultralow-Power Radar Sensors for Ambient Sensing in the V-Band," in IEEE Transactions on Microwave Theory and Techniques, vol. 65, no. 12, pp. 5401-5410, Dec. 2017.

TABLE I: Comparison with previously published mm-wave QVCOs in relatively low-node CMOS technologies.

	[8] EuMC '18	[9] TMTT '16	[10] TCAS- II '22	[11] ISSCC '14	<b>This Work</b>
Technology	FD-SOI 22nm	Bulk CMOS 28nm	Bulk CMOS 65nm	Bulk CMOS 40nm	<b>FD-SOI 22nm</b>
Supply Voltage (V)	0.8	1	1.2	0.9/1	<b>1</b>
Freq. (GHz)	61	72.7	28.97	62.6	<b>60.2</b>
Tuning Range (%)	16	6.4	18.1	16.2	<b>3.2</b>
Phase Error (°)	N.A	<1.5	<2	NA	<b>&lt;4.8</b>
Power (mW)	51	35.6	<11	30	<b>10.5</b>
Phase Noise @10MHz (dBc/Hz)	-96 <sup>1</sup>	-117.7	-118.7	-108 <sup>1</sup>	<b>-112.1</b>
Core Area (mm <sup>2</sup> )	0.02	0.03	0.06	0.16	<b>0.03</b>
$FoM$ @10MHz (dBc/Hz)	-154.6	-179.4	-177.5 <sup>&gt;</sup>	-169.2	<b>-177.5</b>
$FoM_T$ @10MHz (dBc/Hz)	-183	-187.5	-190 <sup>&gt;</sup>	-181.3	<b>-182.5</b>
$FoM_A$ @10MHz (dBc/Hz)	-171.6	-194.6	-189.7	-177.1	<b>-192.7</b>

<sup>1</sup> Estimated from the curve

- [3] M. Frounchi, A. Alizadeh, C. T. Coen and J. D. Cressler, "A low-loss broadband quadrature signal generation network for high image rejection at millimeter-wave frequencies", IEEE Trans. Microw. Theory Techn., vol. 66, no. 12, pp. 5336-5346, Dec. 2018.
- [4] T. Sowlati et al., "A 60-GHz 144-Element Phased-Array Transceiver for Backhaul Application," in IEEE Journal of Solid-State Circuits, vol. 53, no. 12, pp. 3640-3659, Dec. 2018.
- [5] B. Razavi, RF Microelectronics, 2012.
- [6] Hye-Ryoung Kim, Choong-Yul Cha, Seung-Min Oh, Moon-Su Yang and Sang-Gug Lee, "A very low-power quadrature VCO with back-gate coupling," in IEEE Journal of Solid-State Circuits, vol. 39, no. 6, pp. 952-955, June 2004.
- [7] S. L. J. Gierkink, S. Levantino, R. C. Frye and V. Bocuzzi, "A low-phase-noise 5GHz quadrature CMOS VCO using common-mode inductive coupling," Proceedings of the 28th European Solid-State Circuits Conference, 2002.
- [8] J. Rimmelpacher, R. Weigel, A. Hagelauer and V. Issakov, "60 GHz Tail-Node-Coupled Multi-Core Push-Push VCOs in 22 nm FD SOI CMOS Technology," 2018 48th European Microwave Conference (EuMC), 2018.
- [9] M. Vigilante and P. Reynaert, "Analysis and Design of an E-Band Transformer-Coupled Low-Noise Quadrature VCO in 28-nm CMOS," in IEEE Transactions on Microwave Theory and Techniques, vol. 64, no. 4, pp. 1122-1132, April 2016.
- [10] C. Li, L. Wu, W. Che and Q. Xue, "Phase Shift Techniques for Improving Varactor-Less QVCO Based on Rotated-Phase-Tuning," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 2, pp. 279-283, Feb. 2022.
- [11] V. Szortyka, Q. Shi, K. Raczowski, B. Parvais, M. Kuijk and P. Wambacq, "21.4 A 42mW 230fs-jitter sub-sampling 60GHz PLL in 40nm CMOS," 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), 2014.